CIES Consortium
National projectJST ACCEL project
Three-dimensional integrated circuits technology based on vertical BC-MOSFET and its advanced application exploration
Research director
Tetsuo Endoh
Program Manager
Toru Masaoka
JST-ACCEL program "Threedimensional integrated circuits technology based on vertical BC-MOSFET and its advanced application exploration" (Research director: Prof. T. Endoh, Program manager: T. Masaoka) has started in April 2014, based on the accomplishments of JST-CREST program “Research and development of vertical body channel MOSFETs and its integration process” (Research director: Prof. T. Endoh). The research and development of high density and low power DRAM and STT-MRAM with vertical MOSFET have been promoted to realize simultaneously high density integrations and high energy-savings.
The target of ACCEL project
